PACE 3/12. RCVD AT 11/19/2003 5:22:28 PM [Esatem Standard Time] 3 SVR:USPTO-EFXRE-1/3 9 DNIS:8/29318 CSID:408 982 8210 9 DURATION (MM-69):0248

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Applt dated October 31, 2003

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

Claim 1 (currently amended): Structure comprising:

a substrate formed of a heat deformable material:

at least one semiconductor die embedded in said substrate such that the top surface(s) of said at least one semiconductor die and the top surface of said substrate are in substantially the same plane;

a plurality of bonding pads formed on the top surface(s) of said at least one die; and

a plurality of conductive paths formed over the top surface(s) of said at least one die and the top surface of said substrate, each conductive path ending on the top surface of said substrate in a conductive land or pad and beginning in electrical contact with a corresponding bonding pad on said at least one die thereby to connect said corresponding bonding pad on the top surface(s) of said at least one die with a corresponding conductive land or pad on the top surface of said substrate:

wherein an opening in said substrate to hold said die is formed during embedding of said die in said substrate.

Claim 2 (original): Structure as In Claim 1 including a plurality of conductive balls, each ball being formed on a corresponding one of the conductive lands or pads on the top of said substrate, and conductive balls allowing said structure to be electrically connected to electrical contacts on an additional substrate.

YATEN'S GHOUY LL. 2350 Mission Critique St. Seite 350 Sunta Clara, CA 9303-(400) 982-8300 FAX (408) 982-8310 PAGE 4/12" RCVD AT 11/19/2003 5:22:28 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/3" DNIS:8729318 * CSID:408 982 8210 * DURATION (mm-65):02-48

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Amdi dated October 31, 2003

Claim 3 (original): Structure as In Claim 2 wherein said additional substrate is a printed circuit board.

Claim 4 (original): Structure as in Claim 3 wherein said printed circuit board includes electrically conductive traces connected to said electrical contacts thereby to allow electrical signals to be sent from said at least one die to circuitry external to said as least one die and to also allow electrical signals to be sent from circuitry external to said at least one die to said at least one die

Claim 5 (original): Structure as in Claim 1 wherein the top surface(s) of said at least one die is (are) protected by protective coating thereby to prevent contamination or moisture from reaching the top surface(s) of said at least one die and to act as a barrier between the semiconductor material and the conductive paths.

Claim 6 (currently amended): Structure as in Claim 5 wherein said protective coating is selected from the group of materials consisting of plastic, polyimide and ether photosensitive polymers.

Clalm 7 (original): Structure as in Claim 5 wherein said protective coating covers the top surface(s) not only of said at least one die but also of said substrate.

Claim 8 (original): Structure as in Claim 1 including

a second set of bonding pads on a bottom surface of said substrates opposite to the top surface of said substrate; and

Page 3 of 13

SILICON VALLEY PATENT GROUP II. 2500 Minimo College Bi Sales 260 84-SO: (Re-mm) NOTI AND 12:22:22 MP (Eastern Standard Time)* SYRUSHEY FIRM FOR 187:87:8978 * CSID: 408 982 82:10 * DUNTATION (num-se):024-8

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Arndt dated October 31, 2003

a set of conductive vias in said substrate, each conductive via connecting one of the bonding pads on the bottom surface of said substrate to a corresponding bonding pad on the top surface of said substrate.

Claims 9-17 (canceled).

Claim 18 (original): Structure as in Claim 1, including:

at least one conductive plane formed over at least a portion of at least one top surface of said at least one die, said conductive plane being electrically insulated from selected ones of said plurality of bonding pads formed on the top surface of said at least one die.

Claim 19 (original): Structure as in Claim 18 wherein said conductive plane is formed in a region interior to said plurality of bonding pads on at least one top surface of said at least one die.

Claim 20 (original): Structure as in Claim 19 wherein said conductive plane is connected to one or more selected electrical contacts so as to be capable of providing a voltage from the group of voltages consisting of ground and Vcc.

Claim 21 (original): Structure as In Claim 19 wherein said conductive plane has at least one connection to at least one of the bonding pads formed on the at least one top surface of said at least one die thereby to allow a selected potential to be applied to said conductive plane.

PATENT CROUP 12 1350 Missien Cologe III Scite XO Sasta Cura, CA 9305 (408) 982-8200 FAX (408) 982-8210 NECE DUS. KCAN PEL JULAISAGO 2:35558 NW [ESSIGUI RESUDELO HIME]. RAKIJORI O FRYKELIS. DINIESNSABLE CEID:408 885 8510 : DOBYLION (WWW-82):0548

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Amdt dated October 31, 2003

Claim 22 (original): Structure as in Claim 18 wherein:

said at least one conductive plane has formed over the top surface thereof a protective coating of an insulating material;

at least one opening is formed through said protective coating of insulating material to expose a portion of the top surface of said conductive plane; and

a conductive material is placed in said opening to allow both electrical connection to be made to said conductive plane and to allow heat to be transferred from said conductive plane.

Claim 23 (original): Structure as in Claim 22 wherein:

said protective coating has a plurality of openings formed in the top surface thereof and a plurality of conductive materials formed in said corresponding plurality of openings, each conductive material in a selected opening being capable of providing electrical connection to said conductive plane and allowing heat to be transferred from said conductive plane to an external sink or substrate.

Claim 24 (original): Structure as in Claim 23 wherein:

said conductive material comprises lead balls formed in each of said openings in said protective coating, said lead balls being capable of being connected to a printed circuit board, thereby to allow electrical potential to be applied to said conductive plane and heat to be transferred from said conductive plane.

SILICON VALLEY PATENT CROUP LLP 2000 Mission College Rise Suria 540 Saria Chen, CA 91034 August Str. 4200

Claim 25 (original): Structure as in Claim 18, including:

a bottom electrically conductive plane formed on the surface of said substrate opposite said top surface.

Page 5 of 13

PACE 7/12 . RCVD AT 11/10/2003 5:22:28 PM [Essiem Sisudaid Time] 5 SP:USF10 EFXRF-1/3 . DNIS:81/20318 . CSID:408 982 8210 . DDNEATION (mm-ss):02-48

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Amdt dated October 31, 2003

Claim 26 (original): Structure as in Claim 25, including:

at least one electrically conductive connection formed to connect said bottom electrically conductive plane to a source of electrical potential.

Claim 27 (original): Structure as in Claim 26 wherein said source of electrical potential is selected from a group of voltage sources capable of providing ground and Vcc.

Claim 28 (currently amended) Structure comprising:

- a substrate formed of a heat deformable materials material:
- a semiconductor die embedded in said substrate such that the top surface of said semiconductor die and the top surface of said substrate are both exposed;
 - a plurality of bonding pads formed on the top surface of said semiconductor dle; and
- a plurality of conductive paths formed over the top surface of said substrate, each conductive path ending on said top surface of said substrate as a conductive land, and beginning on said semiconductor die in electrical contact with one of said plurality of bonding pads;

wherein an opening in said substrate to hold said die is formed during embedding of said die in said substrate.

Claim 29 (original): Structure as in claim 20 wherein:

the top surface of said semiconductor die and the top surface of said substrate are substantially coplanar.

PATENT GROUP LL
2350 Member Codes Br
5 mir 2400
Name Char, CA 9505
(400) 992 8200
PAX (400) 982-9210

Claim 30 (new): Structure comprising:

a substrate formed of a heat deformable material;

Page 6 of 13

PAGE 8172* RCVD AT 11/19/2003 2:25:28 PM [Esatem Standard Time] 2 SVR:USPTO-EFXRF-1/3 2 DNIS:81/2318 * CSID:408 982 8210 * DDNAFTION (mm-s2):0248

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Amdt dated October 31, 2003

at least one semiconductor die embedded in said substrate such that the top surface(s) of said at least one semiconductor die and the top surface of said substrate are in substantially the same plane;

a plurality of bonding pads formed on the top surface(s) of said at least one die; and a plurality of traces of conductive material formed over the top surface(s) of said at least one die and the top surface of said substrate, each trace beginning in electrical contact with a corresponding bonding pad on said at least one die, and each trace ending on the top surface of said substrate in a conductive land or pad and being integrally formed on said substrate, each trace electrically connecting sald corresponding bonding pad on the top surface(s) of said at least one die with said corresponding conductive land or pad on the top surface of said substrate.

Claim 31 (new): Structure as in Claim 30 including a plurality of conductive balls, each ball being formed on a corresponding one of the conductive lands or pads on the top of said substrate, and conductive balls allowing said structure to be electrically connected to electrical contacts on an additional substrate.

Claim 32 (new): Structure as in Claim 31 wherein said additional substrate is a printed circuit board.

Claim 33 (new): Structure as in Claim 32 wherein said printed circuit board includes electrically conductive traces connected to said electrical contacts thereby to allow electrical signals to be sent from said at least one die to circuitry external to said as least one die and to also allow electrical signals to be sent from circuitry external to said at least one die to said at least one die to said at least one die.

RELICON VALLEY PATENT GROUP LLP 2350 Mission Cologo No. 3500 360 Sang Clars, CA 99094 (CU) 992-8341 PAX (1951) 982-4210

Claim 34 (new): Structure as In Claim 30 wherein the top surface(s) of said at least one die is (are) protected by protective coating thereby to prevent contamination or

here 8/15. KCND R1 1/1/18/5003 2:35:38 HM [Essiem Sisurgird Lime]. 2/K:102N10-EEXKE-1/13. DNI2:85/53318. C2ID:408 885 8510. DDKR110N (mm-e2):0548

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Amdi dated October 31, 2003

moisture from reaching the top surface(s) of said at least one die and to act as a barrier between the semiconductor material and the conductive paths.

Claim 35 (new): Structure as In Claim 34 wherein said protective coeting is selected from the group of materials consisting of plastic, polyimide and photosensitive polymers.

Claim 36 (new): Structure as in Claim 34 wherein said protective coating covers the top surface(s) not only of said at least one die but also of said substrate.

Claim 37 (new): Structure as in Claim 30 including

a second set of bonding pads on a bottom surface of said substrates opposite to the top surface of said substrate; and

a set of conductive vias in said substrate, each conductive via connecting one of the bonding pads on the bottom surface of said substrate to a corresponding bonding pad on the top surface of said substrate.

Claim 38 (new): Structure as in Claim 30, including:

at least one conductive plane formed over at least a portion of at least one top surface of sald at least one die, sald conductive plane being electrically insulated from selected ones of said plurality of bonding pads formed on the top surface of said at least one die.

SILICON VALLEY
PATENT GROUP II.

250 Mission College St
Sole 500
Song Clary CA 2405

Claim 39 (new): Structure as in Claim 38 wherein said conductive plane is formed in a region interior to said plurality of bonding pads on at least one top surface of said at least one die.

Page 8 of 13

PAGE 10/17. RCVD PT 11/10/3003 2:25:28 PM [Esstell Stangard Lims] , 2/R5/D2L10-ELXRE-1/13. DNIS:81/53218. CSID:408 885 8510. DDRATION (mm-s2):05:48

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Amdt dated October 31, 2003

Claim 40 (new): Structure as in Claim 39 wherein said conductive plane is connected to one or more selected electrical contacts so as to be capable of providing a voltage from the group of voltages consisting of ground and Vcc.

Claim 41 (new): Structure as in Claim 39 wherein said conductive plane has at least one connection to at least one of the bonding pads formed on the at least one top surface of said at least one die thereby to allow a selected potential to be applied to said conductive plane.

Claim 42 (new): Structure as in Claim 38 wherein:

said at least one conductive plane has formed over the top surface thereof a protective coating of an insulating material;

at least one opening is formed through sald protective coating of insulating material to expose a portion of the top surface of said conductive plane; and

a conductive material is placed in said opening to allow both electrical connection to be made to said conductive plane and to allow heat to be transferred from said conductive plane.

Claim 43 (new): Structure as in Claim 42 wherein:

said protective coating has a plurality of openings formed in the top surface thereof and a plurality of conductive materials formed in said corresponding plurality of openings, each conductive material in a selected opening being capable of providing electrical connection to said conductive plane and allowing heat to be transferred from said conductive plane to an external sink or substrate.

RELICON VALLEY PATRINT GROUP LLP 2250 MISSES CHICGS MINE SUB XO Sun Clin. CA. 53034 (408) 582 EDD FAX (408) 582 2210 BACE 11/13 . KCAD PL 11/10/5003 2:25:28 HW [Esetem 2/surga 1/ms] . 2AK:02b10/EkKE-1/3 . DMI2:81/50318 . CSID:108 085 8510 . DDKE11/01 (Mm-s2):05/48

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Amdt dated October 31, 2003

Claim 44 (new): Structure as In Claim 43 wherein:

said conductive material comprises lead balls formed in each of said openings in said protective coating, said lead balls being capable of being connected to a printed circuit board, thereby to allow electrical potential to be applied to said conductive plane and heat to be transferred from said conductive plane.

Claim 45 (new): Structure as in Claim 38, including:

a bottom electrically conductive plane formed on the surface of sald substrate opposite said top surface.

Claim 46 (new): Structure as in Claim 45, including:

at least one electrically conductive connection formed to connect said bottom electrically conductive plane to a source of electrical potential.

Claim 47 (new): Structure as in Claim 46 wherein said source of electrical potential is selected from a group of voltage sources capable of providing ground and Vcc.

Claim 48 (new): Structure comprising:

- a substrate formed of a heat deformable material:
- a semiconductor die embedded in sald substrate such that the top surface of sald semiconductor die and the top surface of sald substrate are both exposed;
 - a plurality of bonding pads formed on the top surface of said semiconductor die; and
- a plurality of traces of conductive material formed over the top surface of said substrate, each trace ending on said top surface of said semiconductor die at one of said

Page 10 of 13

ZIO/ITOD

STILICON VALLEY

PAGE 17.17 : RCVD AT 11/19/2003 5:22:28 PM [Eastern Standard Time] * SVR.USPTO-EFXRE-113 * DNIS:8729518 * CSID:408 982 8210 * DURATION (mm-s5):02-48

Appl. No. 10/077,211 NON-COMPLIANT RESPONSE For Arndt duted October 31, 2003

plurality of bonding pads and each trace starting on said top surface of said substrate as a conductive land and integrally formed thereon.

Claim 49 (new): Structure as in claim 48 wherein:

the top surface of said semiconductor die and the top surface of said substrate are substantially coplanar.

SILICON VALIRY PATENT GROUP (U) 1350 Mission College Bir Subs (Shr., CA 9505-(46) 982-(50)

Page 11 of 13